

PHILIPS



Electronic
components
and materials

Technical
note
093

2650 binary floating point routines

signetics

The capability of operating on binary floating point numbers is provided by the four routines presented in this technical note. These routines perform the addition, subtraction, multiplication, and division of binary floating point operands in normalized two's complement notation. Multiple precision is facilitated through the use of a variable-length mantissa.

Data Format

The format for the operands used in these routines is shown in Figure 1.

Byte 0 of the number represents the exponent in two's-complement notation. Thus, the allowable range for the exponent (E) is:

$$80 \leq E \leq 7F, \text{ in hex;} \\ \text{or} \\ -128 \leq E \leq +127, \text{ in decimal.}$$

Bytes 1 through (LENG-1) represent the mantissa in two's-complement notation, where LENG is a symbol defined as a positive integer in the source program via an EQU assembler directive. The most-significant bit of byte 1 represents the sign of the mantissa, and the decimal point of the mantissa is at the most-significant bit of the mantissa, that is, between bits 2^6 and 2^7 of the most-significant byte.

Normalized Format

All operands used as inputs to these routines must be normalized, and the results are provided in normalized form. A normalized n-bit mantissa has the following form:

For positive numbers—

$$[0.]100\ldots0 \leq M \leq [0.]111\ldots1, \text{ in binary;}$$

or

$$0.5 \leq M \leq 1 - 2^{-n}, \text{ in decimal.}$$

For negative numbers—

$$[1.]000\ldots0 \leq M \leq [1.]011\ldots1, \text{ in binary;}$$

or

$$-(1) \leq M \leq -(0.5 + 2^{-n}) \text{ in decimal.}$$

However, the number with mantissa $(1.000\ldots0)_2$ and exponent $(7F)_{16}$ is not permitted. Zero is defined as mantissa $(0.000\ldots0)_2$ with exponent $(80)_{16}$.

Table 1 shows the range of acceptable values for the case $\text{LENG} = 4$, i.e., one-byte exponent and three-byte mantissa.

OPERATIONAL DETAILS

The routines operate as follows:

(OPERAND1) # (OPERAND2) →
RESULT,
where # is one of the four operators +, -, ×, or ÷.

Operands 1 and 2 are stored in memory starting at addresses OP1 and OP2 and, as mentioned previously, must be normalized. The normalized result is situated in memory starting at location RSLT. This area need not be cleared prior to execution of the routine. The program area and the operands may be located on different pages of the memory space. The input operands are moved to a scratch area located in the same page as the program prior to function execution. Thus, the original operands are not destroyed. Some savings in program size can be realized if the operands are located on the same page as the program and/or if their values need not be retained.

Rounding of the result is controlled by the contents of the location ROUN:

(ROUN) = H'00' specifies no rounding,
(ROUN) = H'80' specifies round-up.

Various error conditions (overflow, underflow, etc.) result in jumps to different error locations to facilitate test and/or corrective actions.

The main program calls the routines by performing the following subroutine branches:

BSTA, UN BADD for addition
BSTA, UN BSUB for subtraction
BSTA, UN BMUL for multiplication
BSTA, UN BDIV for division

Test Program

The listing on the last page is a test program which may be used on the PC1001 prototyping board running under the PIPBUG monitor to test the operation of the routines. Figure 2 illustrates the operation via a TTY or other terminal.




Figure 1

	HEXADECIMAL		DECIMAL EQUIVALENT
	MANTISSA EXP.		
+	LARGEST POSITIVE	7FFFFF	+1.70141E+38
0	SMALLEST POSITIVE	400000	+1.46937E-39
	ZERO	000000	0
-	SMALLEST NEGATIVE	BFFFFFF	-1.46937E-39
	LARGEST NEGATIVE	800001	-1.70141E+38

Table 1 RANGE OF VALUES FOR A FOUR-BYTE NUMBER

OPERATION OF TEST PROGRAM

*G 6AA

01456789 + FF456789 = 0156C16B (NO ROUNDING)
 45987654 + 46456789 = 44468ACC
 54678934 + 56B87654 = 55A4B142

01456789 - FF456789 = 00681B4D
 01546576 - 02765434 = 02B3DE87
 80000000 - 65876543 = 65789ABD

*G 6A6

AA456789 * 23567894 = CC5DC5E3 (ROUNDING)
 45768765 * 23876545 = 689051C8
 FF87BFCD * 457BCDFE = 448BB0C9

AAAAAAA : BBBBBBBB = F0500000
 BBBBBBBB : AAAAAAAA = 11666667
 F0500000 * 11666667 = 01400000

Figure 2

PROGRAM TITLE	BINARY ARITHMETIC FLOATING POINT ROUTINES															
FUNCTION	Addition, subtraction, multiplication, and division of binary floating point numbers. The specification of numbers and routines is described in the introduction to this applications memo.															
OPERAND 1 # OPERAND 2 → RESULT																
# = +, -, × or: .																
PARAMETERS																
INPUT:	ROUN must contain the rounding constant. Length of operands and result are defined by LENG. OPERAND 1 is in memory starting at address OP1. OPERAND 2 is in memory starting at address OP2.															
OUTPUT:	RESULT is in memory starting at address RSLT.															
Refer to Figures 3 through 9 for flowcharts and program listings.																
HARDWARE AFFECTED																
REGISTERS	R0 X	R1 X	R2 X	R3 X	R1' 	R2' 	R3' 	RAM REQUIRED (BYTES): 6 X LENG + 5 ROM REQUIRED BYTES: 598								
PSU	F	II	SP X					EXECUTION TIME: Variable MAXIMUM SUBROUTINE NESTING LEVELS: 1								
PSL	CC X	IDC X	RS	WC X	OVF X	COM X	C X	ASSEMBLER/COMPILER USED: TWIN VER 1.0								

```

LINE ADDR OBJECT E SOURCE
0001      * PD760100
0002 ****
0003 *
0004 * BINARY FLOATING POINT ARITHMETIC PACKAGE
0005 *
0006 * THIS PACKAGE CONSISTS OF AN ADDITION ROUTINE,
0007 *          A SUBTRACTION ROUTINE,
0008 *          A MULTIPLICATION ROUTINE,
0009 *          AND A DIVISION ROUTINE
0010 *          FOR TWO BINARY FLOATING
0011 *          POINT NUMBERS
0012 *
0013 * THE FORMAT OF THE BINARY FLOATING POINT NUMBERS IS
0014 * AS FOLLOWS: BYTE 0 = EXPONENT IN TWO'S COMPLEMENT
0015 *           BYTE 1-->(LEN-1) = MANTISSA IN TWO'S
0016 *           COMPLEMENT OF WHICH BYTE 1 IS THE MOST
0017 *           SIGNIFICANT BYTE.
0018 *           THE POINT POSITION IS IN FRONT OF THE
0019 *           MANTISSA
0020 *
0021 ****
0022 *
0023 * DEFINITIONS OF SYMBOLS
0024 *
0025 0000 R0 EQU 0      PROCESSOR-REGISTERS
0026 0001 R1 EQU 1
0027 0002 R2 EQU 2
0028 0003 RS EQU 3
0029 0000 S EQU H'80'  PSU SENSE
0030 0040 F EQU H'40'  FLAG
0031 0020 II EQU H'20'  INTERRUPT INHIBIT
0032 0007 SP EQU H'07'  STACKPINTER
0033 0000 CC EQU H'00'  PSL CONDITION CODE
0034 0020 IDC EQU H'20'  INTERDIGIT CARRY
0035 0010 RS EQU H'10'  REGISTER BANK SELECT
0036 0008 WC EQU H'08'  1=WITH, 0=WITHOUT CARRY
0037 0004 OVF EQU H'04'  OVERFLOW
0038 0002 COM EQU H'02'  1=LOGIC, 0=ARITH. COMPARE
0039 0001 C EQU H'01'  CARRY/BORROW
0040 0000 Z EQU 0      BRANCH COND : ZERO
0041 0001 P EQU 1      POSITIVE
0042 0002 N EQU 2      NEGATIVE
0043 0000 EQ EQU 0     EQUAL
0044 0001 GT EQU 1    GREATER THAN
0045 0002 LT EQU 2    LESS THAN
0046 0003 UN EQU 3    UNCONDITIONAL
0047 0000 AL EQU 0    ALL BITS ARE 1
0048 0002 NO EQU 2    NOT ALL BITS ARE 1
0049 ****
0050 *
0051 * DEFINITIONS OF PROGRAM DEFINED SYMBOLS
0052 *
0053 0004 LEN EQU 4    LENGTH OF OPERAND
0054 0004 LEN EQU LEN
0055 0008 LEN2 EQU LEN+LEN
0056 0010 LEN4 EQU LEN2+LEN2
0057 0020 LEN8 EQU LEN4+LEN4
0058 0019 MLEN EQU LEN8-7
0059 001F DLEN EQU LEN8-1
0060 *
0061 ****
0062 *
0063 * SCRATCH-PAD AREA *
0064 *
0065 0000 ORG H'788
0066 0750 ROUN RES 1    ROUNDING CONSTANT
0067 0751 ADR RES 2    INDIRECT ADDRESS
0068 0752 FLAG RES 1   FLAG
0069 0754 OFA RES LEN  OPERAND 1 SCRATCH-PAD AREA
0070 0755 SIGN RES 1   SIGN FLAG
0071 0759 OFB RES LEN2  OPERAND 2 SCRATCH-PAD AREA
0072 *

```

```

0073 ****
0074 *
0075 * OPERANDS AREA *
0076 *
0077 0791 ORG H'7C0'
0078 0700 OP1 RES LEN  OPERAND 1
0079 0704 OP2 RES LEN  OPERAND 2
0080 0708 RSLT RES LEN  RESULT
0081 *
0082 ****
0083 *
0084 * PROGRAM AREA *
0085 *
0086 0700 ORG H'440'
0087 0440 07 PNT1 DATA COP1 INDIRECT ADDRESS OF OPERAND 1
0088 0441 08 DATA COP1
0089 0442 07 PNT2 DATA COP2 INDIRECT ADDRESS OF OPERAND 2
0090 0443 04 DATA COP2
0091 0444 07 PNTR DATA CRSLT INDIRECT ADDRESS OF RESULT
0092 0445 08 DATA CRSLT
0093 *
0094 ****
0095 *
0096 * TRANSFER OPERANDS ROUTINE *
0097 *
0098 * THIS ROUTINE TRANSFERS THE OPERANDS TO THE
0099 * SCRATCH-PAD
0100 *
0101 0446 7788 TRAN PPSL MC WITH CARRY
0102 0446 0704 L001,R3 LEN SET BYTE COUNTER
0103 0448 0F0448 LPC L001,R3 #PNT1,R3 - DEC BYTE COUNTER AND TRANSFER
0104 0440 CF6784 STRA,R8 OPA,R3 BYTE OF OPERAND1 TO SCRATCH-PAD
0105 0456 0F0E42 L001,R3 #PNT2,R3 TRANSFER BYTE OF OPERAND2
0106 0453 CF6789 STRA,R8 OPB,R3 TO SCRATCH-PAD
0107 0456 5872 BMR,R3 LPC CONTINUE IF BYTE COUNTER IS
0108 0458 17 RETC,UN NOT 0, ELSE RETURN

```




Figure 3

LINE	ADDR	OBJECT	E	SOURCE	LINE	ADDR	OBJECT	E	SOURCE
0110		*****			0166	0480 0407	ROF0	L001,R0 COPB	ADDRESS OF OPERAND 2 (RESULT)
0111	*				0167	0482 0589	L001,R1 COPB	IN REGISTERS	
0112	* SUBTRACTION ROUTINE *				0168	0484 3F9518	BSTR,UN OVFL	INCR EXPONENT AND ROTATE RIGHT	
0113	*				0169	*		MANTISSA OF RESULT IF OVFL = 1	
0114	* THIS ROUTINE SUBTRACTS TWO BINARY FLOATING POINT				0170	0487 3F0675	BSTR,UN NORM	NORMALIZE RESULT	
0115	* NUMBERS				0171	0487 0704	L001,R3 LEN	SET BYTE COUNTER	
0116	*				0172	048C 0F6789	L00A,R0 OPB,R3	FETCH ROUNDING BYTE OF RESULT	
0117	0459 3B68	BSUB BSTR,UN TRAN	TRANSFER OPERANDS		0173	048F 000784	L00A,R1 OPB+1	FETCH M.S. BYTE OF RESULT	
0118	0456 3F0533	BSTR,UN TCON	PERFORM TWO'S COMPLEMENT		0174	04C2 1913	BCTR,P ROFG	BRANCH IF RESULT IS POSITIVE	
0119	045E 1B2E	BCTR,UN ADOJ			0175	04C4 7781	ROFE PPSL C	CLEAR BORROW	
0120	*				0176	04C6 AC0798	SUBA,R0 ROUN	SUBTRACT ROUNDING CONSTANT	
0121	0460 0607	ADDC L001,R2 COPB	ADDRESS OF OPERAND 2 IN		0177	04C9 0F4789	ROFF L00A,R0 OPB,R3,-	SUBTRACT BORROW FROM MANTISSA	
0122	0462 0789	L001,R3 COPB	REGISTERS		0178	04C0 4400	SUBI,R0 0	RESULT	
0123	0464 1B07	BCTR,UN ADDC			0179	04CE CF6789	STRA,R0 OPB,R3	STORE BYTE IN RESULT	
0124	*				0180	04D1 E701	COMI,R3 1	TEST AND BRANCH IF SUBTRACTION	
0125	0466 0607	ADDD L001,R2 COPA	ADDRESS OF OPERAND 1 IN		0181	0403 9874	BCFR,E0 ROFF	OF BORROW IS NOT READY	
0126	0468 0784	L001,R3 COPA	REGISTERS		0182	0405 1B11	BCTR,UN ROFH	CONTINUE	
0127	046A 000789	L00A,R1 OPB	FETCH EXP OF OPERAND 1 IN R1		0183	*			
0128	046D CE0781	ADDE STRA,R2 ADR	SET INDIRECT ADDRESS WITH		0184	0407 7501	ROFG CPSL C	CLEAR CARRY	
0129	0470 CF0782	STRB,R2 ADR+1	ADDRESS WHICH IS IN REGISTERS		0185	0405 8C0798	ADDI,R0 ROUN	ADD ROUNDING CONSTANT	
0130	0473 0701	ADDF L001,R3 1	SET BYTE COUNTER		0186	040C 0F4789	ROFA L00A,R0 OPB,R3,-	ADD CARRY AND MANTISSA RESULT	
0131	0475 7701	PPSL C	SET CARRY		0187	040F 8400	ADDI,R0 0		
0132	0477 0F0781	L00A,R0 *ADR,R3	FETCH M.S. BYTE OF MANTISSA		0188	04E1 CF6789	STRA,R0 OPB,R3	STORE RESULT	
0133	0478 1B00	BCTR,N ADDG	IF BYTE IS NEGATIVE, BRANCH		0189	04E4 E701	COMI,R3 1	TEST AND BRANCH IF ADDITION	
0134	047C 7501	CPSL C	ELSE CLEAR CARRY		0190	04E5 9874	BCFR,E0 ROFA	OF CARRY IS NOT READY	
0135	047E 0604	ADDG L001,R2 LEN	SET END OF BYTE COUNTER		0191	04E8 3B2C	ROFB BSTR,UN OVFS	INCR EXPONENT AND ROTATE RIGHT	
0136	0480 3F0518	BSTA,UN RRIN	ROTATE RIGHT MANTISSA AND		0192	*		MANTISSA RESULT IF OVFL = 1	
0137	*		INCREMENT EXPONENT		0193	04EA 0603	L001,R2 LEN-1	SET BYTE COUNTER	
0138	0493 0C0781	L00A,R0 *ADR	TEST TWO EXPONENTS		0194	04EC 3F0677	BSTR,UN NORR	NORMALIZE RESULT	
0139	0496 E1	COM2 R1			0195	04EF 0704	L001,R3 LEN	SET BYTE COUNTER	
0140	0497 986A	BCFR,E0 ADOF	IF NOT EQUAL, CONTINUE		0196	04F1 85FF	L001,R1 H'FF'	SET FLAG	
0141	0499 1B16	BCTR,UN ADOH	IF EQUAL, ALIGN READY, GO BACK		0197	04F3 8603	L001,R2 3	TABLE INDEX	
0142	*				0198	04F5 E702	ROFB COMI,R3 2	CHANGE TABLE INDEX IF	
0143	*				0199	04F7 1B02	BCTR,GT ROFD	BYTE COUNTER IS LESS THAN 2	
0144	*				0200	04F9 03	L002 R3		
0145	* ADDITION ROUTINE *				0201	04FA C2	STRZ R2		
0146	*				0202	04FB 0F4789	ROFD L00A,R0 OPB,R3,-	TRANSFER RESULT FROM SCRATCH+	
0147	* THIS ROUTINE ADDS TWO BINARY FLOATING POINT NUMBERS				0203	04FE CFE444	STRB,R0 *PNTR,R3	STRB TO DEFINED RESULT AREA	
0148	*				0204	0501 EE650C	COMA,R0 TBL-1,R2	COMPARE RESULT WITH ILLEGAL	
0149	0498 3F0446	BRDD BSTR,UN TRAN	TRANSFER OPERANDS		0205	*		VALUE	
0150	049E 7502	ADD CPSL COM	ARITHMETIC COMPARE		0206	0504 1302	BCTR,E0 ROFC	CLEAR FLAG IF NOT EQUAL	
0151	0499 2B	EDR2 R0	CLEAR ROUNDING BYTE		0207	0506 0500	L001,R1 0		
0152	0491 C00788	STRB,R0 OPBLEN	OF BOTH OPERANDS		0208	0508 5868	ROFC BNRR,R3 ROFB	TEST AND BRANCH IF TRANSFER	
0153	0493 C00780	STRB,R0 OPBLEN			0209	*		AND COMPARE IS NOT READY	
0154	0497 800784	L00A,R1 OPA	COMPARE EXPONENTS OF THE TWO		0210	050A 01	L002 R1	TEST AND BRANCH TO ERROR HALT	
0155	0499 ED0789	COMA,R1 OPB	OPERANDS		0211	050B 14	RETC,Z	IF RESULT HAS THE ILLEGAL	
0156	049D 1941	BCTR,GT ADDC	ALIGN OPERAND 2		0212	050C 48	ERRI HALT	VALUE, ELSE RETURN	
0157	049F 1B45	BCTR,LT ADDC	ALIGN OPERAND 1		0213	*			
0158	04A1 7501	ADDM CPSL C	CLEAR CARRY		0214	0500 7F8000	TBL DATA H'7F,80,80' ILLEGAL VALUE OF RESULT		
0159	04A3 0704	L001,R3 LEN	SET BYTE COUNTER		0215	*			
0160	04A5 0F6789	ADDK L00A,R0 OPB,R3	ADD MANTISSA OPERAND 1 AND						
0161	04A8 8F6784	ADDA,R0 OPB,R3	MANTISSA OPERAND 2 AND STORE						
0162	04A9 CF6789	STRA,R0 OPB,R3	RESULT ON PLACE OF OPERAND 2						
0163	04A9 FB75	BDRR,R3 ADOK	DEC BYTE COUNTER AND BRANCH						
0164	*		IF BYTE COUNTER IS NOT 0						

ADDITION/SUBTRACTION AND ROUND-OFF ROUTINES




Figure 4

LINE ADDR	OBJECT E	SOURCE
8217	*****	
8218	*	
8219	* OVERFLOW ROUTINE *	
8220	*	
8221	* THIS ROUTINE INCREMENTS THE EXPONENT AND ROTATES	
8222	* THE MANTISSA RIGHT IF THE OVF FLAG = 1	
8223	*	
8224	0510 CC0781	OVFL STRA R0 ADR
8225	0513 CD0782	SET INDIRECT ADDRESS WITH STR ADR+1 ADDRESS OF OPERAND
8226	0516 0694	OVFS LODI R2 LEN
8227	0518 B944	SET END OF BYTE COUNTER
8228	051A 16	0445 TPSL OVF
8229	051B 0700	TEST AND RETURN IF NO MANTISSA
8230	051D 0F0781	RET.C NO OVERFLOW
8231	0520 E47F	RRIN LODI R3 0
8232	0522 189E	SET BYTE COUNTER
8233	0524 D800	LDA R0 #ADR, R3
8234	0526 CFE781	FETCH EXPONENT OF OPERAND
8235	0529 02	C0M1 R0 H'7F'
8236	052A E3	TEST AND BRANCH TO ERROR HALT
8237	052B 14	IF EXPONENT IS MAXIMUM
8238	052C 0FA781	BCTR, EQ ERRA
8239	052F 50	IF EXPONENT IS NOT MAXIMUM
8240	0530 1874	BIRR, R0 #42
8241	0532 40	ELSE INCREMENT EXPONENT
8242	*	LPA STRA R0 #ADR, R3
8243	*	STORE BYTE IN OPERAND
8244	*	LODZ R2
8245	*	TEST AND RETURN IF BYTE
8246	*	COM2 R3
8247	*	COUNTER IS AT THE END
8248	*	RETC, EQ
8249	*	LODA R0 #ADR, R3 + FETCH NEXT BYTE OF OPERAND
8250	*	RRR, R0
8251	*	ROTATE RIGHT BYTE
8252	*	BCTR, UN LPA
8253	*	CONTINUE
8254	*	ERRA HALT
8255	*	RANGE OVERFLOW OF OPERAND
8256	*	*
8257	*	0533 0703
8258	*	TCOM LODI, R3 LEN-1
8259	*	BYTE COUNTER
8260	*	0535 0687
8261	*	TWOA LODI, R2 C0PB
8262	*	ADDRESS OF OPERAND 2
8263	*	0537 0489
8264	*	LODI, R0 D0PB
8265	*	IN REGISTERS
8266	*	0539 CE0781
8267	*	TWOB STRA, R2 ADR
8268	*	SET INDIRECT ADDRESS
8269	*	053C C00782
8270	*	STR, R0 ADR+1
8271	*	SET END OF BYTE COUNTER
8272	*	053F 03
8273	*	TWOC LODZ R3
8274	*	FOR SUBR OVFL
8275	*	PPSL C
8276	*	SET CARRY
8277	*	0541 7701
8278	*	LPB EORZ R0
8279	*	CLEAR R0
8280	*	0544 AFE781
8281	*	SUBR, R0 #ADR, R3
8282	*	STORE BYTE IN OPERAND
8283	*	0547 CFE781
8284	*	B0RR, R3 LPB
8285	*	DEC BYTE COUNTER AND CONTINUE
8286	*	054A FB77
8287	*	IF BYTE COUNTER IS NOT 0
8288	*	BCTR, UN 0445
8289	*	ELSE SUBROUTINE OVERFLOW
8290	*	054C 1B4A
8291	*	0263
8292	*	0264
8293	*	*

OVERFLOW AND TWO's-COMPLEMENT ROUTINES




Figure 5

```

0265 ****
0266 *
0267 054E 40 ERRC HALT DUMMY ERROR
0268 054F 0C0783 MDIB LODA,R0 FLAG TEST AND BRANCH TO ERROR
0269 0552 987A BCFR,Z ERRC HALT IF FLAG IS SET
0270 0554 28 MDIC EORZ R0 CLEAR R0
0271 0555 CFA444 MDIN STRA,R0 *PNTR,R3+ RESULT OF OPERATION IS ZERO
0272 0558 E783 COMI,R3 LEN-1 STORE 0 IN MANTISSA RESULT
0273 0559 9879 BLCF,EQ MDIN AND H'80' IN EXPONENT
0274 055C 0489 LODI,R0 H'80'
0275 055E CC0444 STRA,R0 *PNTR RETC,UN
0276 0561 17
0277 +
0278 0562 0607 MDIE LODI,R2 C0FA ADDRESS OF OPERAND 1 IN
0279 0564 0454 LODI,R0 C0FA REGISTERS
0280 0566 0703 LODI,R3 LEN-1 BYTE COUNTER
0281 0568 384F BSTR,UN TWOB TWO'S COMPLEMENT OF OPERAND 1
0282 056A 01 LOD2 R1 TEST AND BRANCH IF OPERAND 2
0283 056B 1907 BCTR,P MDIL IS POSITIVE
0284 056D 28 EORZ R0 ELSE CLEAR SIGN FLAG
0285 056E CC0788 STRA,R0 SIGN TWO'S COMPLEMENT OF OPERAND 2
0286 0571 3F0533 NDID BSTA,UN TCOM CLEAR R0 AND BRANCH BACK
0287 0574 28
0288 0575 1823 BCTR,UN MDIF
0289 +
0290 *
0291 ****
0292 *
0293 * MULTIPLICATION ROUTINE *
0294 *
0295 * THIS ROUTINE MULTIPLIES TWO BINARY FLOATING POINT
0296 * NUMBERS
0297 *
0298 0577 20 BMUL EORZ R0 CLEAR FLAG (R0)
0299 0578 1802 BCTR,UN MDIA
0300 +
0301 ****
0302 *
0303 * DIVISION ROUTINE *
0304 *
0305 * THIS ROUTINE DIVIDES TWO BINARY FLOATING POINT
0306 * NUMBERS
0307 *
0308 057A 04FF B01Y LODI,R0 H FF SET FLAG (R0)
0309 057C CC0783 MDIA STRA,R0 FLAG STORE R0 IN FLAG
0310 057F 3F0446 BSTA,UN TRAN TRANSFER OPERANDS
0311 0582 000798 LODA,R1 OPB+1 FETCH M/S BYTE OF OPERAND 2
0312 0585 1848 BCTR,Z MDIB BRANCH IF OPERAND 2 IS 0
0313 0587 H'FF' LODI,R0 H'FF' SET SIGN FLAG
0314 0589 CC0788 STRA,R0 SIGN
0315 058C 00B785 LODA,R2 OPH+1 FETCH M/S BYTE OF OPERAND 1
0316 058F 1843 BCTR,Z MDIC BRANCH IF OPERAND 1 IS 0
0317 0591 1A4F BCTR,N MDIE BRANCH IF OPERAND 1 IS NEG
0318 0593 01 LOD2 R1 TEST AND BRANCH IF OPERAND
0319 0594 1A58 2 IS NEGATIVE
0320 0596 28 EORZ R0 CLEAR SIGN FLAG
0321 0597 CC0788 STRA,R0 SIGN
0322 0598 0765 MDIF LODI,R3 LEN+1 SET BYTE COUNTER
0323 059C CF4780 MDIG STRA,R0 OPB+LEN,R3- CLEAR RESULT AREA IN
0324 059F 5878 BMR,R3 MDIG SCRATCH-PAD
0325 05A1 000783 LODA,R0 FLAG TEST AND BRANCH IF FLAG IS SET
0326 05A4 9C0682 BCFR,Z DIV
0327 +

```




Figure 6

LINE ADDR OBJECT E SOURCE

0328 05A7 0619 MUL L0D1,R2 MLEN SET BIT COUNTER
 0329 05A9 7501 MULA CPSL C CLEAR CARRY
 0330 05AB 0706 LODI,R3 LEN2-2 SET BYTE COUNTER
 0331 05A0 0F6789 MULB L0D1,R8 OPB,R3 ROTATE LEFT MANTISSA OF OPERAND2
 0332 058A 06 RRL,R8
 0333 05B1 CF6789 STRA,R8 OPB,R3 BRANCH IF NOT READY
 0334 058A FB77 BDRR,R3 MULB TEST AND BRANCH IF C = 0
 0335 0586 B501 TPSL C
 0336 0588 981B BCFR,AL MULE
 0337 058A 0703 LODI,R3 LEN-1 SET BYTE COUNTER
 0338 05C8 7501 CPSL C CLEAR CARRY
 0339 058A 0F4780 MULC L0D1,R8 OPB+LEN,R3 - ADD MANTISSAS OF OPERAND 1
 0340 05C1 0F6785 ADDA,R8 OPB+1,R3 AND OF TEMPORARY RESULT
 0341 05C4 CF6780 STRA,R8 OPB+LEN,R3
 0342 05C7 5875 BRNR,R3 MULC
 0343 05C9 0703 LODI,R3 LEN-1 SET BYTE COUNTER
 0344 05C8 0F6789 MULD L0D1,R8 OPB,R3 ADD CARRY WITH M.S PART OF TEMPORARY RESULT AND REST OF OPERAND 2
 0345 05CE 8400 ADD1,R8 0
 0346 05D0 CF6789 STRA,R8 OPB,R3 BDRR,R3 MULD
 0347 05D3 FB76 MUL BDRR,R2 MULA
 0348 05D5 FR52 DECR BIT COUNTER AND BRANCH IF NOT ZERO
 0349 * CPSL C CLEAR CARRY
 0350 0507 7501 L0DA,R1 OPA ADD EXPONENT OPERAND 1
 0352 050C 000784 ADDA,R1 OPB AND EXPONENT OPERAND 2
 0353 050F B504 TPSL OVF TEST AND BRANCH IF OVF=0
 0354 05E1 900663 BCFA,AL MDIIH CORRECTING CONSTANT = 0
 0355 05E4 20 EORZ R8 TEST AND BRANCH IF C = 0
 0356 05E5 B501 TPSL C
 0357 05E7 900646 BCFA,AL MDII
 0358 05EA 40 ERRG HALT ELSE ERROR HALT
 0359 *
 0360 05E8 E703 DIVA COMI,R3 LEN-1 TEST AND BRANCH BACK IF BYTE COUNTER IS NOT AT THE END
 0361 05ED 9817 BCFR,EQ DIVD
 0362 05EF 7701 DIVB PPSL C CLEAR BORROW
 0363 05D1 0703 LODI,R3 LEN-1 SET BYTE COUNTER
 0364 05F3 0F6784 DIVC L0D1,R8 OPB,R3 SUBTRACT MANTISSA OPERAND 2 FROM MANTISSA TEMPORARY
 0365 05F6 AF6789 SUBA,R8 OPB,R3
 0366 05F9 CF6784 STRA,R8 OPB,R3 REMAINDER
 0367 05FC FB75 BDRR,R3 DIVC
 0368 * DECR BYTE COUNTER AND BRANCH IF BYTE COUNTER IS NOT 0
 0369 05FE 7701 PPSL C SET CARRY
 0370 0600 1B10 BCTR,UN DIVE BRANCH BACK
 0371 *
 0372 0602 061F DIV LODI,R2 DLEN SET BIT COUNTER
 0373 0604 7702 PPSL COM LOGICAL COMPARE
 0374 0606 0F2784 DIVD L0D1,R8 OPB,R3,+ COMPARE M.S BYTE OF REMAINDER
 0375 0609 EF6789 COMA,R8 OPB,R3 WITH M.S BYTE OF OPERAND 2
 0376 060C 1850 BCTR,EQ DIVA IF EQUAL COMPARE OTHER BYTES
 0377 060E 195F BCTR,GT DIVB IF GREATER THAN, SUBTRACT
 0378 0610 7501 CPSL C CLEAR CARRY
 0379 0612 0704 DIVE LODI,R3 LEN SET BYTE COUNTER
 0380 0614 0F4780 DIVF L0D1,R8 OPB+LEN,R3 - ROTATE LEFT CARRY IN RESULT
 0381 0617 08 RRL,R8 AREA
 0382 0618 CF6780 STRA,R8 OPB+LEN,R3
 0383 061B 5877 BRNR,R3 DIVF DECR BYTE COUNTER AND BRANCH IF BYTE COUNTER IS NOT 0
 0384 * LODI,R3 LEN-1 SET BYTE COUNTER
 0385 061D 0703 DIVG L0D1,R8 OPB,R3 ROTATE LEFT REMAINDER
 0386 061F 0F6784 RRL,R8
 0388 0623 CF6784 STRA,R8 OPB,R3 BDRR,R2 DIVD DECR BIT COUNTER AND BRANCH IF BIT COUNTER IS NOT 0
 0389 0626 FB77 DIVH L0D1,R8 OPB+LEN-1,R3,+ TRANSFER MANTISSA RESULT TO PLACE OF MANTISSA OF OPERAND 2 ON SCRATCH-PAD
 0390 062A 0F2780 PPSL C CLEAR BORROW
 0391 062B CF6789 L0DA,R1 OPA SUBTRACT EXPONENT OPERAND 2
 0392 0630 E704 SUBA,R1 OPB FROM EXPONENT OPERAND 1
 0393 0632 9876 LODI,R1 C1 CORRECTING CONSTANT = 1
 0394 063E B504 TPSL OVF TEST AND BRANCH IF OVF = 0
 0395 0640 9818 BCFR,AL MDIK TEST AND BRANCH TO ERROR HALT
 0396 0642 B501 TPSL C IF C = 0
 0397 0644 9813 BCFR,AL ERRF STORE TEMPORARY EXP. RESULT
 0398 0646 000789 BSTR,UN NORM NORMALIZE RESULT
 0399 0649 3B29 CPSL C CLEAR CARRY
 0400 064B 7501 L0DA,R8 OPB ADD TEMPORARY EXPONENT AND
 0401 064C B401 ADDZ R1 CORRECTING CONSTANT
 0402 0648 9818 STRA,R8 OPB STORE EXPONENT RESULT
 0403 0642 B501
 0404 0644 9813
 0405 0646 000789
 0406 0649 3B29
 0407 064B 7501
 0408 064D 000789
 0409 0650 81 ADDZ R1
 0410 0651 CC0789 STRA,R8 OPB

0411 0654 B504 TPSL OVF TEST AND BRANCH IF OVF = 1
 0412 0656 1810 BCTR,AL MDIJ ELSE ERROR HALT
 0413 0658 40 ERRH HALT
 0414 0659 40 ERRF HALT
 0415 *
 0416 065A 7501 MDIK CPSL C CLEAR CARRY
 0417 065C 81 ADDZ R1 ADD TEMPORARY EXPONENT AND
 0418 065D C1 STRZ R1 CORRECTING CONSTANT
 0419 065E 20 EORZ R8 NEW CORRECTING CONSTANT = 0
 0420 065F B504 TPSL OVF TEST AND BRANCH IF OVF = 1
 0421 0661 1863 BCTR,AL MDII STORE EXPONENT
 0422 0663 CD0789 BSTR,UN NORM NORMALIZE RESULT
 0423 0666 3B00 MDIJ LODI,R3 LEN BYTE COUNTER
 0424 0668 007688 LODA,R8 SIGN TEST AND PREFROM TWO'S
 0425 066A 0C0788 BSFA,Z THOR COMPLEMENT IF SIGN = SET
 0426 066D B00535 CPSL OVF CLEAR OVF FLAG
 0427 0678 7504 BCTR,UN ROOF ROUND RESULT
 0428 0672 1F0480
 0429 *

MULTIPLICATION ROUTING (Cont.)




Figure 7

DIVISION ROUTINE (Cont.)




Figure 8

LINE ADDR OBJECT E SOURCE

```

0431      ****
0432      *
0433      * NORMALIZE ROUTINE *
0434      *
0435      * THIS ROUTINE NORMALIZES THE RESULT.
0436      *
0437 0675 0684 NORM L001,R2 LEN   SET BYTE COUNTER
0438 0677 7582 NOR1 CPSL COM    ARITHMETIC COMPARE
0439 0679 82 NOR1 L002 R2    SET BYTE COUNTER
0440 067A C3 STR2 R3
0441 067B 0C0789 LODA,R0 OPB+1   FETCH M.S BYTE OF OPERAND
0442 067E E408 COM1,R0 H'08' TEST AND RETURN IF OPERAND
0443 0680 16 RETC,LT IS NEG AND NORMALIZED
0444 0681 E43F COM1,R0 H'3F' TEST AND RETURN IF OPERAND IS
0445 0683 15 RETC,GT POSITIVE AND NORMALIZED
0446 0684 0C0789 LODA,R0 OPB   FETCH EXPONENT OF OPERAND
0447 0687 E488 COM1,R0 H'80' TEST AND BRANCH IF EXPONENT
0448 0689 1812 BCTR,EQ LPE   IS MAXIMUM
0449 068B F800 BDRR,R0 $+2 ELSE DECREMENT EXPONENT
0450 068D C0789 STRA,R0 OPB   STORE NEW EXPONENT
0451 068E 7501 CPSL C CLEAR CARRY
0452 0692 0F6789 LPD LODA,R0 OPB,R3   FETCH BYTE OF MANTISSA
0453 0695 D0 RRL,R0 ROTATE LEFT BYTE
0454 0696 CF6789 STRA,R0 OPB,R3   STORE BYTE IN MANTISSA
0455 0699 FB77 BDRR,R3 LPD   DEC RYTE COUNTER AND BRANCH
0456      * IF COUNTER IS NOT 0
0457 069B 1B5C BCTR,UN NOR1 ELSE CONTINUE
0458      *
0459 069D 0F6789 LPE LODA,R0 OPB,R3   FETCH BYTE OF MANTISSA
0460 06A0 9803 BCFR,Z ERRB BRANCH TO ERROR HALT IF BYTE
0461      * IS NOT 0
0462 06A2 FB79 BDRR,R3 LPE DEC RYTE COUNTER AND BRANCH IF
0463      * COUNTER IS NOT 0
0464 06A4 17 RETC,UN ELSE RETURN, OPERAND IS 0
0465 06A5 48 ERRB HALT RANGE UNDERFLOW OF NORMALIZED
0466      * OPERAND

```




Figure 9

PROGRAM TITLE	TEST ROUTINE FOR BINARY ARITHMETIC FLOATING POINT ROUTINES								
FUNCTION	Inputs and echoes operands and operator and outputs the result of the operation via a teletype.								
PARAMETERS									
INPUT:	None								
OUTPUT:	None								
SPECIAL REQUIREMENTS	Hardware: Terminal and PC1001 Software: PIPBUG (PC1001)								
HARDWARE AFFECTED									
REGISTERS	R0 X	R1 X	R2 X	R3 X	R1' X	R2' X	R3' X	RAM REQUIRED (BYTES): 0 ROM REQUIRED (BYTES): 138	
PSU	F X	II	SP X					EXECUTION TIME: Variable	
PSL	CC X	IDC X	RS X	WC X	OVF X	COM X	C X	MAXIMUM SUBROUTINE NESTING LEVELS: 3	
ASSEMBLER/COMPILER USED: TWIN VER 1.0									

LINE ADDR OBJECT E SOURCE

```

8468 *****
8469 *
8470 * BINARY FLOATING POINT ARITHMETIC TEST ROUTINE
8471 * FOR USE WITH PIPBUG
8472 *
8473 * THIS ROUTINE INPUTS AND OUTPUTS THE OPERANDS, THE
8474 * OPERATOR AND THE RESULT. IT DETECTS THE OPERATOR
8475 * AND CALLS THE ARITHMETIC ROUTINE
8476 *
8477 *****
8478 *
8479 * DEFINITIONS OF PROGRAM DEFINED SYMBOLS
8480 *
8481 003F QUES EQU H'3F' CHARACTER ?
8482 003D EQUAL EQU H'3D' CHARACTER =
8483 0020 SPAC EQU H'20' SPACE CHARACTER
8484 008A CRLF EQU H'0D0A' PIPBUG CR AND LF OUTPUT ROUTINE
8485 0284 COUT EQU H'0284' PIPBUG CHARACTER OUTPUT ROUTINE
8486 0286 CHIN EQU H'0286' PIPBUG CHARACTER INPUT ROUTINE
8487 0269 BOUT EQU H'0269' PIPBUG 2 HEX DIGITS OUTPUT ROUTINE
8488 0224 BIN EQU H'0224' PIPBUG 2 HEX DIGITS INPUT ROUTINE
8489 *
8490 0646 0488 TST1 LODI,R0 H'99' ENTRY FOR ROUNDING
8491 0648 1801 BCTR,UN TST4
8492 064A 28 TST2 EORZ R8 ENTRY FOR NO ROUNDING
8493 064B C08780 TST4 STRA,R8 ROUN STORE ROUNDING CONSTANT
8494 064E 3F008A TST3 BSTA,UN CRLF CR AND LF TO PRINTER
8495 06B1 06FF LODI,R2 -1 SET BYTE COUNTER
8496 06B3 3F0224 INP1 BSTA,UN BIN INPUT TWO HEX DIGITS
8497 06B6 01 LODZ R1 STORE IN R8
8498 06B7 CER440 STRA,R8 #PNT1,R2+ STORE TWO HEX DIGITS IN MEMORY
8499 06B8 3F0269 BSTA,UN BOUT PRINT TWO HEX DIGITS
8500 06B0 E603 COMI,R2 LEN-1 TEST AND BRANCH IF OPERAND
8501 06BF 9872 BCFL,EQ INP1 IS NOT COMPLETE
8502 06C1 3813 BSTR,UN SPCE PRINT SPACE
8503 06C3 3F0286 TSTC BSTA,UN CHIN INPUT OPERATION CHARACTER
8504 06C6 8784 LODI,R3 4 OPERATION CHARACTER COUNTER
8505 06C8 EF4720 TSTA,COMI,R8 OPS1,R3,- TEST AND BRANCH IF IT
8506 06CB 180F BCTR,EQ TSTB IS AN OPERATION CHARACTER
8507 06CD 5879 BNRK,R3 TSTA TEST AND BRANCH IF COUNTER IS
8508 * NOT ZERO
8509 06CF 043F TSTK LODI,R8 QUES PRINT ?
8510 06D1 3F0284 BSTA,UN COUT
8511 06D4 1858 BCTR,UN TST3 START A CALCULATION AGAIN
8512 *
8513 06D6 0428 SPCE LODI,R8 SPAC SPACE CHARACTER IN R8
8514 06D8 3F0284 BSTA,UN COUT PRINT SPACE
8515 06D8 17 RETC,UN
8516 *

```

LINE ADDR OBJECT E SOURCE

```

0518 06DC CF0783 TSTB STRA,R3 FLAG SAVE OPERATION CHAR. INDEX
0519 06D6 3F0284 BSTA,UN COUT PRINT OPERATION CHARACTER
0520 06E2 3872 BSTR,UN SPCE PRINT SPACE
0521 06E4 06FF LODI,R2 -1 SET BYTE COUNTER
0522 06E5 3F0224 INP2 BSTA,UN BIN INPUT TWO HEX DIGITS
0523 06E9 01 LODZ R1 STORE IN R8
0524 06EA CER442 STRA,R8 #PNT2,R2+ STORE TWO HEX DIGITS IN MEMORY
0525 06F0 3F0269 BSTA,UN BOUT PRINT TWO HEX DIGITS
0526 06F0 E603 COMI,R2 LEN-1 TEST AND BRANCH IF OPERAND
0527 06F2 9872 BCFL,EQ INP2 IS NOT COMPLETE
0528 06F4 3868 BSTR,UN SPCE PRINT SPACE
0529 06F6 3F0286 TSTD BSTA,UN CHIN INPUT A CHARACTER
0530 06F9 E430 COMI,R8 EQUAL TEST AND CONTINUE IF IT IS
0531 06FB 9852 BCFL,EQ TSTK NOT A = CHARACTER
0532 06FD 3F0284 BSTA,UN COUT PRINT A = CHARACTER
0533 0700 3854 BSTA,UN SPCE PRINT SPACE
0534 0702 008783 LODR,R8 FLAG FETCH SAVED OPERATION CHAR.
0535 *
0536 0705 7589 CPSL C+MC CLEAR CARRY, WITH CARRY
0537 0707 C3 STRZ R3 MULTIPLY INDEX BY 3
0538 0708 08 RRKL,R8
0539 0709 93 ADDZ R3
0540 070A C3 STRZ R3
0541 070B BF0724 BSXA JUMP,R3 JUMP TO SELECTED SUBROUTINE
0542 070E 7598 CPSL MC WITHOUT CARRY
0543 0710 87FF LODI,R3 -1 COUNTER
0544 0712 0F0444 TSTG LODA,R8 #PNTR,R3+ FETCH BYTE OF RESULT
0545 0715 C1 STRZ R1
0546 0716 3F0269 BSTA,UN BOUT PRINT TWO HEX DIGITS
0547 0719 E703 COMI,R3 LEN-1 TEST AND BRANCH IF OUTPUT
0548 071B 9875 BCFL,EQ TSTG RESULT IS NOT READY
0549 071D 1F064E BSTA,UN TST3 START NEW CALCULATION AGAIN
0550 *
0551 0720 2620203A OPS1 DATA H'2B,2D,2A,3A' OPERATION CHAR. +,-,*,/
0552 *
0553 0724 1F0488 JUMP BCTR,UN BADD ADDITION ROUTINE
0554 0727 1F0459 BCTR,UN BSUB SUBTRACTION ROUTINE
0555 0729 1F0577 BCTR,UN BMUL MULTIPLICATION ROUTINE
0556 072D 1F057A BCTR,UN BDIV DIVISION ROUTINE
0557 *
0558 0446 END TRAN

```

TOTAL ASSEMBLY ERRORS = 0000

© 1978 N.V. Philips' Gloeilampenfabrieken

This information is furnished for guidance, and with no guarantees as to its accuracy or completeness; its publication conveys no licence under any patent or other right, nor does the publisher assume liability for any consequence of its use; specifications and availability of goods mentioned in it are subject to change without notice; it is not to be reproduced in any way, in whole or in part, without the written consent of the publisher.